Abstract-This paper presents a multi-step incremental analog-to-digital converter (IADC) using multi-slope extended counting. Only one active integrator is used in the three-step conversion cycle. The accuracy of the IADC is extended by having it configured asmulti-slope ADCs in two additional steps. The proposed IADC uses the same circuitry as a first-order IADC (IADC1), but it exhibits better performance than a secondorder IADC. For the same accuracy, the conversion cycle is shortened by a large factor (by more than 2 9 for the implemented device) compared with that of a conventional single-step IADC1. Fabricated in 0.18 μm CMOS process, the prototype ADC occupies 0.5 mm 2 . With a 642 kHz clock, it achieves an SNDR of 52.2 dB in the first step. The SNDR is boosted to 79.8 dB in the second step and to 96.8 dB in the third step, over a 1 kHz signal band. The power consumption is 35 μW from a 1.5 V power supply. This gives an excellent Schreier figure of merit of 174.6 dB.
Fig. 1.
Block diagram of a (a) conceptual incremental ADC and (b) first-order incremental ADC.
ory to achieve high accuracy, and therefore are not suitable multiplexing among channels. Furthermore, they introduce considerable latency between analog input and digital output, due to the complex digital filters needed for decimation.
Incremental ADCs (IADCs) represent an excellent choice for use in low-frequency high-accuracy sensor interfaces [1] - [10] . The conceptual block diagram of an IADC is shown in Fig. 1(a) . It uses an embedded modulator, and thus applies noise shaping to achieve high accuracy. However, after each conversion cycle lasting for M clock periods, a reset signal RST clears all the memory elements (integrators in the modulator and storage registers in the decimation filter). Therefore, unlike ADCs, the IADC operates intermittently, and provides a sample-by-sample conversion. This feature allows IADCs to be efficient in applications where a multiplexed low-frequency signal with high accuracy is converted. In addition, IADCs are immune to idle tones [11] , and are more stable than ADCs. Fig. 1(b) shows a first-order IADC (IADC1) with a wideband topology, which operates like a dual-slope ADC with integration and subtraction intermixed in time. An IADC1 has the simplest form and is unconditionally stable within the nonoverloading input range. Furthermore, it has the minimum 0018-9200 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. thermal noise penalty factor of one, compared with IADCs with high-order loops [12] . However, an IADC1 needs 2 N clock periods to achieve an N b resolution [13] . Hence, higher order implementations with single-loop or multistage noise shaping (MASH) were proposed earlier [1] , [12] . These schemes suffer either from potential instability or from poor noise cancellation due to mismatch between analog and digital circuitry. A "zoom" scheme with high power efficiency was reported in [9] , but the ADC converted only dc signals; an extension to time-varying signals was reported in [14] . Hybrid schemes with multistep extended counting [3] - [5] , [15] and high-order multi-step IADCs [16] - [19] have also been introduced. These schemes used multi-step operation, and achieved extended accuracy by recycling the residue voltage of the coarse quantization.
This paper presents a multi-step IADC that extends the accuracy using multi-slope extended counting [20] , [21] , which was first proposed in [21] . It cancels the residue voltage of the coarse quantization without transmitting it to the next stage [22] , and is hence more robust than earlier extended counting ADCs. The remainder of this paper is organized as follows. Section II gives a brief overview of the reported multi-step IADCs, and introduces the proposed architecture. Circuit implementation details are described in Section III. The measurement results from the prototype test chip are provided in Section IV. Finally, Section V concludes this paper.
II. PROPOSED ARCHITECTURE

A. Overview of Multi-step IADCs
In multi-step IADCs, to enhance the power efficiency, each conversion cycle is divided into separate steps, and therefore the hardware can be reused. A two-step design example [4] is shown in Fig. 2 . In the first step, the IADC1 performs a coarse quantization, and the integrator stores the quantization residue. In the second step, the circuit operates as a 10 b cyclic ADC that converts the residue. Hence, the accuracy is extended, and the power efficiency significantly improved by reusing the hardware. However, the precision of sampling the residue from the prior step and the required multiplications by a factor of two limit the achievable accuracy [15] . Another IADC with multi-step operation [16] , [17] is shown in Fig. 3 . For the first step of operation, the second-order loop with an input feedforward path shapes the quantization noise. At the end of the first step, the residue voltage is stored at the second integrator output. During the second step, the secondorder IADC (IADC2) is reconfigured as an IADC1, while the second integrator works as a holding amplifier, providing the residue voltage as a dc input. Thus, the two-step IADC2 achieves third-order performance sharing the same circuitry. However, the extra order of noise shaping is obtained by recycling the residue voltages from the prior step.
In both schemes, the accuracy is enhanced by delivering residue error to the next stages. Hence, the fine quantization step is vulnerable to nonideal effects in switched capacitor circuits, such as switches charge injection, clock feedthrough, and coupling through parasitics. Therefore, they require careful shielding and buffering of the quantization residue in order to achieve high accuracy.
The proposed scheme keeps the integrator operating in the same environment, and cancels the residue error only by detecting the polarity of the quantization residue, rather than transferring the coarse residue error for finer quantization.
B. Proposed IADC With Multi-slope Extended Counting
A multi-slope extended counting technique is proposed [20] , [21] . It is shown in Fig. 4(a) , where the proposed IADC is reconfigured in multi-step operation to extend its accuracy. The timing diagram of the multi-step operation is given in Fig. 4(b) . Each conversion cycle between adjacent resets is split into three steps. The numbers of the clock periods assigned to the three steps are M 1 , M 2, and M 3 , respectively. During the first step, as shown in Fig. 5(a) , the IADC uses a first-order loop with input feedforward architecture [23] . For high linearity, a single-bit quantizer is used, and an FIR feedback path F(z) = 0.5 + 0.5z −1 , together with the compensation path C(z) = 0.5z −1 is introduced to reduce the voltage step at the integrator output V RES [24] . A feedforward path J (z) = 0.5z −1 is used to cancel the input signal content introduced by C(z), and therefore to maintain the signal transfer function of the IADC to be close to unity within the signal bandwidth. As in a conventional feedforward IADC1, the integrator in the loop filter processes only the first-order shaped quantization noise, and it stores the quantization residue at its output V RES after clock period M 1 . Its magnitude is
Note that the quantization residue is bounded by the reference voltage
] is stored at the integrator output for the second-step quantization. In the second step, as shown in Fig. 5(b) , the input path is disconnected and the IADC is configured to cancel the quantization residue by counting with a slope coefficient 
Similarly, for the final step, the circuit remains configured as a counting ADC, and it quantizes the quantization residue with a finer step size Fig. 5 (c). The residue V RES is then reduced to less than one
Thus, in this process, the quantization residue is not recycled as in [4] and [16] , but is gradually canceled by a coarse and fine DAC step size. It is connected only to the quantizer for polarity decisions. This makes the process robust.
From (1) to (3), assuming that V IN is constant during one conversion cycle, the digital representation of the average input signal V IN can be estimated from
The first term on the right-hand side (RHS) of (4) determines the digital decimation filtering needed to reconstruct the input signal from the bit-streams D k [i ] of the three steps. 
As Fig. 4(a) shows, a single digital counter can be shared among all three steps for signal reconstruction. The second term on the RHS of (4) gives the equivalent quantization error after three-step operation. It gives SQNR ≈ 20log 10 (M 1 ·M 2 ·M 3 ). For such accuracy, a single-step IADC1 requires (M 1 ·M 2 ·M 3 ) clock periods for each conversion cycle, whereas the proposed IADC needs only (M 1 + M 2 + M 3 ) ones. The ENOB of the SQNR for this ADC is designed to be 18 b. Since the empirical element matching accuracy is usually as high as 10 b, the second and third steps are designed to realize 10 b accuracy. As a result, M 2 = M 3 = 2 5 gives the minimal total clock cycles for the additional two steps and M 1 is therefore assigned 2 8 . This reduces the length of the conversion cycle by a large factor (in our device, by more than 2 9 ) for the same accuracy, compared with single-step IADC1.
A comparison of SQNRs as functions of the OSR for the proposed architecture and single-step IADCs of different orders is illustrated in Fig. 6 . For the same OSR, the proposed multi-step IADC using one single integrator can achieve higher SQNR than a single-step IADC2. This indicates a significant power efficiency enhancement. The waveforms of the quantization residues of the steps at the integrator output are illustrated in Fig. 7(a) , where the first part of the waveform for the first step was left out. The residue error from the first step is quantized in the second and third steps, until it becomes smaller than one LSB due to the multi-slope extended counting. The FIR filtering feedback path F(z) reduces the voltage step size at the integrator because it distributes the energy of the DAC signal over time [24] . This relaxes the slewing requirements of the opamp used in the integrator, as illustrated in the histograms of the voltage step sizes shown in Fig. 7(b) . 
III. CIRCUIT IMPLEMENTATION
A. Switched-Capacitor Circuitry
The switched-capacitor implementation of the proposed IADC is illustrated step by step in Fig. 8(a)-(c) . In the first step, the circuit is configured as an IADC1 with a low-distortion feedforward topology, shown in Fig. 8(a) . It contains a single integrator with chopper stabilization, a two-tap (D TAP1 and D TAP2 ) FIR feedback DAC with its compensation path containing a capacitor C 3 , a full-cycle analog delay circuit comprising C 4 and C 5 , and a passive summation network (C 1 -C 5 ) feeding the single-bit quantizer. A single-ended implementation is shown for simplicity, but the actual implementation is fully differential.
The integrator sampling and integration phases are defined by the nonoverlapping clock phases 1 (S 1 ) and 2 (S 2 ). The integrator input sampling switches employ bootstrapped nMOS switches [25] for high linearity. Bottom-plate sampling is used to minimize the signal-dependent charge injection.
Thus, switches connected to the top plate of the sampling capacitor and the virtual ground of the integrator are turned off slightly before those connected to the bottom plate. The sizes of the switches are kept minimal to reduce the channel charge and the nonlinear parasitic junction capacitance. All switches are single-channel devices. The reset operation controlled by RST is performed by shorting the integration capacitor C F .
The FIR filtering feedback path F(z) = 0.5 + 0.5z −1 is implemented by the sampling capacitor C S1 and the integration capacitor C F . The compensation path C(z) = 0.5z −1 is realized by the feedback network around the quantizer. The delayed input feedforward compensation path J (z) = 0.5z −1 consists of capacitors C 4 and C 5 . It is implemented by interleaving the sampling on the two capacitors. The present input is sampled onto one of the capacitors when the previous sample held on the other capacitor is quantized. The four switches are controlled by S 1o and S 1e , working alternately. A capacitive passive adder using C 1 -C 5 performs the summation at the quantizer input. The effect of the resulting signal attenuation is mitigated by the use of offset cancellation in the following quantizer.
The chopper scheme shown in Fig. 8(a) is used in the opamp to reduce its input-referred offset and suppress the flicker noise. In this design, the chopping operates in the middle of the sampling phase 1 to prevent the integrator from sampling additional noise [26] . The input pair of the chopper network is cut off earlier than the output pair by CHD . This ensures that the signal-dependent charge is not injected into the opamp input when the output chopper network is turned off. Furthermore, the chopping switch network needs to be well balanced and carefully shielded to minimize unwanted noise coupling into the opamp's virtual ground node [27] .
During the second step, as shown in Fig. 8(b) , the two phases S 1 and S 2 used in the first step are disabled, while X 1 and X 2 are activated to reconfigure the circuit as an ADC with extended counting. The sampling capacitor C S2 is reduced to C U , which results in a slope coefficient G 2 = C U /C F = 1/M 2 , and a fixed step size V REF /M 2 is used to quantize the residue voltage from the prior step. This operation causes the integrator output V RES to decrease below V REF /M 2 after M 2 steps, and the quantizer repeatedly decides the polarity of V RES .
In the third step, illustrated in Fig. 8(c) , the quantization residue is reduced by a finer step size V REF · G 3 , where
. This small coefficient is implemented by a capacitive T-network [29] . By setting the factor m in the T-pad to M 3 −2, the equivalent capacitor C S3 in the DAC for the third step is equal to C U /(m + 2). As a result, the coefficient G 3 can be realized by the capacitor ratio
This avoids the use of impractically small capacitors to realize such a small ratio. At the end of this step, the residue voltage of V RES is bounded by Fig. 8(d) gives the detailed timing for each step. An external 1.284 MHz clock is used to generate the control signal RST and EN ST E P1−3 . The two-phase nonoverlapping clock phases 1 and 2 are used in all three steps, whereas the clock phases S 1−2 , X 1−2 , and T 1−2 are generated specifically for each step. The IADC operates at f S = 642 kHz and the chopper circuitry at f S /4.
B. kT/C Thermal Noise and Mismatch Effects
During the third step, the accumulated noise power V 2
N,R E S
at the differential output of the integrator can be found as
where m = 30 and the unit capacitor C U in the capacitive T network is sized so that after M 3 clocks, the rms value of the noise power V 2 N,R E S would be bounded by half of the finest step size
where C U /C F = 1/M 2 and (6) gives that C U ≥ 2.2 fF. The sampling capacitor C S1 for the first step (M 1 = 256) is designed to be 3.2 pF, resulting in C F = 3.2 pF and SNR = 104 dB with only kT/C thermal noise considered. The second step uses M 2 = 32 and the ratio G 2 = C S2 / C F = 1/M 2 leads to the sampling capacitor C U = C S2 = 100 fF. Care must also be taken in setting the rms value of the noise power contributed by the comparator to make sure that it is less than the finer step size. Since the slope coefficients G 2 and G 3 are realized by capacitor ratios, the errors of these ratios will produce mismatch of the coefficients between the analog and digital domains, thus causing performance degradation. Fig. 9 plots the simulated SQNR as a function of errors of the slope coefficients G 2 and G 3 . Fig. 9 shows that the IADC is more sensitive to the error of G 2 , since it introduces error in the coarse quantization. No visible degradation in the performance of the IADC was found due to the error of G 3 for practical error values. Behavioral simulations indicate that with an error of G 2 as large as ±0.5%, the IADC can achieve SQNR higher than 100 dB. In a 0.18 μm CMOS process, it is not difficult to meet such error requirements.
C. Integrator Opamp
Since the ADC is configured for a three-step operation, the opamp in the integrator may experience varying output loading condition. Hence, a two-stage topology was selected because then the dominant pole is decided by the Miller capacitor, instead of the output loading capacitor as in single-stage topology. The unity gain bandwidth of the opamp was designed to be 4.7 MHz. The fully differential opamp used in the integrator is shown in Fig. 10 . A telescopic cascode amplifier is used in the first stage, and the second stage is implemented with a common-source amplifier that can provide an output swing as high as ±1 V. The opamp employs the cascode Miller compensation technique [28] for stabilization. This technique blocks the feedforward path and therefore eliminate the left-hand plane zero. The common-mode voltage is sensed by the RC network and applied to a commonmode amplifier, which regulates the common-mode output. The opamp consumes 16 μA and achieves a dc gain of 82 dB with a 1.5 V power supply.
The finite dc gain of the integrator is critical in MASH modulators [29] , [30] , since the topology requires a noise cancellation logic in the digital domain. The finite opamp gain creates mismatch between the analog and digital realizations of the noise transfer function (1−z −1 ) N . To achieve a 16 b SNR for a MASH ADC, the opamp gain is typically required to be no less than 90 dB [30] . However, in the proposed multi-step IADC, no noise cancellation logic is needed in the digital reconstruction, and therefore the dc gain requirement of the opamp can be relaxed. Estimation and analysis of the required opamp gain requirement can be found in [31] and [32] . Fig. 11 plots the simulated SQNR of the proposed IADC as a function of the opamp dc gain. It shows that the SQNR begins to drop only when the gain of the opamp is less than 75 dB.
D. Passive Adder and Comparator
The comparator used in the quantizer consists of a preamplifier stage biased with 1 μA of tail current, a regenerating latch, and an RS latch, as shown in Fig. 12 . A switched-capacitor passive adder is used at the input of the quantizer to combine the input, integrator output, and compensation feedback path signals. Due to charge sharing, signal attenuation takes place at the quantizer input. Therefore, a preamplifier is used. It applies an auto-zeroing technique to achieve a low comparator input-referred offset [33] . During 2 , the comparator offset is sampled onto the summing capacitors C 1 -C 5 . This stored offset is canceled during the quantization phase 1 . Due to the use of the auto-zeroing technique, the offset error is no longer a critical issue. In addition, the static offset error does not limit the relative accuracy; instead, it affects the absolute accuracy of the conversion and appears as a tone at dc in the output spectrum.
The preamplifier utilizes a negative transconductance and diode-connected load to enhance the equivalent dc gain. Careful sizing was used to prevent positive feedback. After each quantization phase 1 , the comparator enters the tracking mode by closing the switch controlled by latch . The dynamic offset is reduced by having the two terminals of the switch biased around the V G S of MN 1 instead of sitting at the rail, at the cost of consuming some static power [34] . The following RS latch maintains the valid CMOS levels during the full clock cycle.
IV. MEASUREMENT RESULTS
The prototype test chip was fabricated in a 0.18 μm CMOS process. It occupies an active area of 0.5 mm 2 . The chip micrograph is shown in Fig. 13 . The die is packaged in An Audio Precision Sys-2722 was used to provide the differential input signal tone to the IADC. Fig. 14(a) shows the measured output power spectral densities (PSDs) for the three steps with a 170 Hz −0.44 dBFS input sinusoid signal. It indicates that the IADC achieves an SNDR of 52.2 dB over a 1 kHz bandwidth during the first step. The extended multislope counting in the second and third steps then enhance the SNDR to 79.8 and 96.8 dB, respectively.
The measured PSD for an 800 Hz sinusoid signal is shown in Fig. 14(b) . A Hanning window was used, and the number of the fast Fourier transform (FFT) points within the 1 kHz bandwidth was 2 14 . The SNR and SNDR are plotted as functions of the input amplitudes for 170 and 800 Hz inputs in Fig. 15 . The IADC achieves the dynamic range of 99.7 dB, and the peak SNR is 98.4 dB. Trimming of the coefficient G 2 was performed in the postprocessing. However, little enhancement was observed before and after the fine trimming, since the overall ADC is dominated by the thermal noise. The input-referred opamp thermal noise is believed to be the dominant noise source and, it limits the IADC performance. The measured power at dc was around −68 dBFS, which corresponds to a 0.7 mV offset. This offset was found to result from the instrumentation, not from the IADC itself.
With the input terminals shorted to the common-mode voltage 0.75 V, the measured PSDs with the chopper turned ON and OFF are illustrated in Fig. 16 . The chopper stabilization reduced the flicker noise significantly, and decreased the measured output noise from 7.54 to 3.76 μV RMS . The measured dc offset was reduced from −56 (3.2 mV) to −92 dBFS (50.2 μV) by the chopper stabilization.
A dc input was swept within the full-scale range of the IADC, and the output noise was measured and plotted in terms of 16 b LSB, as shown in Fig. 17 . The spurs at two ends are due to the overloading of the IADC. The idle tones, which commonly exist in low-order ADCs, are not found in the IADC [11] , [29] . This can be intuitively understood as follows: when a dc input is applied to the IADC, the output sample taken from each reset window tends to stay the same if the white thermal noise is not considered. Hence, no repetitive pattern forms, as does in ADCs. The DNL/INL errors determined by the histogram testing with a sinusoidal input signal are shown in Fig. 18 . A power pie chart is given in Fig. 19 . It shows that the integrator requires most of the power consumption. FoM S = DR + 10 · log BW Power .
The prototype ADC divides one conversion cycle into three steps and extends the accuracy by reusing the same integrator, which keeps this integrator operating in the same environment during the additional steps. Instead of transferring the residue error to other stages, it cancels the error simply by the polarity decision of the quantizer, making the ADC operation more robust and linear. As a result, it achieved an FoM W of 0.32 pJ/conv-step and an FoM S of 174.6 dB, both among the best values for state-of-art IADCs. Both FoMs were included for a more complete comparison, although the FoM W is less meaningful for low-frequency high-resolution ADCs.
V. CONCLUSION A multi-step IADC with multi-slope extended counting technique was proposed for integrated sensor interface circuits. Each conversion cycle is divided into three steps, and a single active integrator is reused in each step to quantize the residue voltages. The accuracy is extended by configuring the IADC as multi-slope ADCs in additional steps. The slope coefficients are realized by capacitor ratios, which achieved good matching accuracy. For a given OSR, the proposed multi-step IADC achieved a better efficiency than a single-step IADC2, at the reduced cost of only one active component. A prototype test chip was fabricated in 0.18 μm process. It occupies an active area of 0.5 mm 2 . It is clocked at 642 kHz, and consumes 35 μW with a 1.5 V power supply. It achieves an SNDR of 52.2 dB for the first step; after the second step, the SNDR becomes 79.8 dB; and after the third step, the SNDR reaches 96.8 dB over a 1 kHz bandwidth. The implemented ADC achieves an FoM W of 0.32 pJ/conv-step and an FoM S of 174.6 dB. The proposed multi-step IADC appears to be a highly power-efficient solution for integrated sensor interfaces.
